Flows in estuarial and coastal regions may be described by the shallow-water equations. The processes of pollution transport, sediment transport and plume dispersion are driven by the underlying hydrodynamics. Accurate resolution of these processes requires a three-dimensional formulation with turbulence modelling, which is very demanding computationally. A numerical scheme has been developed which is both stable and accurate|we show that this scheme is also well suited to parallel processing, making the solution of massive complex problems a practical computing possibility. We describe the implementation of the numerical scheme on a Kendall Square Research KSR-1 multiprocessor, and present experimental results which demonstrate that a problem requiring 600,000 mesh points and 6000 time steps can be solved in under 8 hours using 32 processors.
Introduction
Environmental impact studies relating to estuarial or coastal regions invariably involve computational ow simulation with additional simulation for the transport of pollution, sediment or thermal plumes. The equations to be solved are known as the shallow-water equations which are based on the NavierStokes and continuity equations, with the assumption that the pressure everywhere in the ow is simply hydrostatic. The formulation may be simpli ed further by making the`depth-averaged' assumption where velocity is assumed uniform across the water depth. Computational schemes for such 2-D (depthaveraged) ows have been in existence since the pioneering work of Leendertse 6] and have proved useful in predicting ows in`well-mixed' conditions. However, the turbulent boundary layer velocity pro le will not be typical of a steady unidirectional current when ow curvature e ects and eddy shedding are signi cant. This has obvious implications for predicting the transport of pollution|usually released near the sea bed|where the vertical distribution of velocity and turbulence (mixing) processes have an important in uence. For sediment transport the near bed velocity and turbulence characteristics are also of vital importance. When buoyant plumes are released from power station outfalls, vertical motion is clearly signi cant to plume dispersion. Overall it can be seen that computation of the shallow-water equations in 3-D form is highly desirable.
Casulli and Cheng 1] developed a semi-implicit, Lagrangian nite-di erence scheme as an alternative to an Eulerian, alternating direction-implicit scheme 10] avoiding the need for upwind di erencing to give stability and the time step limitation of the Courant condition due to convective terms. Casulli and Cheng applied their scheme to tidal ows in the San Francisco Bay and the Venice Lagoon reporting good results.
Stansby and Lloyd 8] re ned this scheme and applied it to the less spectacular, but probably more hydrodynamically demanding, case of ow around a circular island with sloping sides, generating vortex shedding (see Figure 1 ). The choice of this simple geometry was motivated by the desire to validate the model before applying it to`real world' estuaries (see Section 8) . Hence, the output of the program was compared to detailed measurements obtained from a laboratory tank, resulting in good agreement 7]. mesh points and several thousand time steps. On scalar computers this would be computationally prohibitive. Even on a modest vector processor, the Cray EL-98, the code required excessive computer time (days) for large problems. In this paper we investigate the use of parallel processing for producing such simulations within practical time scales.
Section 2 introduces brie y the underlying physical model and the numerical scheme. The resulting algorithm and its memory requirements are explained in detail in Section 3. Section 4 gives an overview of the target parallel platform, the Kendall Square Research KSR-1, focusing on those aspects of the architecture and programming model relevant to this study. Before embarking on the parallelisation process, several optimisations were performed on the original, sequential code; these are described in Section 5. Section 6 details the parallelisation strategy and the problems encountered in its stepwise application to the optimised code. Section 7 presents run time results obtained on the KSR-1, which con rm the suitability of the numerical scheme to parallel processing. Furthermore, the sources of overhead in the parallel version are identi ed and analysed. We conclude with Section 8 in which we outline future enhancements in the physical and numerical model and their consequences for parallelisation. In the laboratory experiment described in the previous section, the water is initially stationary and the water level horizontal. The inlet ow rate is then increased with time as a quarter sinusoid and maintained after a speci c time step at a constant value to represent a steady current. At the outlet boundary, the velocities u and v are given zero normal gradients and the water depth is xed. At the two side walls, v and the normal gradients of u and are set to zero.
The original formulation of the numerical scheme proposed by Casulli and Cheng 1] used a uniform mesh in the vertical direction, constant vertical and horizontal mixing coe cients and the Chezy coe cient to give bed boundary conditions. In order to give an accurate representation of bed and water-surface conditions, Stansby and Lloyd 8] introduced the -coordinate system = z?
?z0 for the vertical direction, de ning the bed surface by its roughness height. This enables a turbulence model for the vertical direction to be incorporated; Stansby and Lloyd proposed a simple two-layer mixing length model for rough-turbulent ow. Furthermore, they introduced for horizontal mixing a mixing coe cient proportional to depth and friction velocity.
The nite-di erence mesh used in the numerical computation is a staggered rectangular system with a`wet/dry' boundary crossing the horizontal mesh obliquely (giving wet and dry cells). This is not a severe limitation since velocities close the shoreline with gently sloping beds tend to be quite small. The -coordinate system entails a xed number of vertical cells at each horizontal mesh point. We will refer to the number of mesh points in each spatial direction by n x , n y and n z , and to the corresponding coordinates by x i (i = 1; : : : ; n x ), y j (j = 1; : : : ; n y ) and z k (k = 1; : : : ; n z ).
An important feature of the numerical scheme is the Lagrangian treatment of the convective terms. This avoids the need in conventional Eulerian schemes (e.g. TRISULA 10] ) to generate stability through upwind di erencing with some inevitable numerical viscosity. The terms involving surface elevation gradient and vertical mixing are handled implicitly for stability, whereas the terms involving horizontal mixing are handled explicitly. The equations are solved as fully coupled in both horizontal directions producing at each time step a pentadiagonal system of equations for the new values of at each grid point in the horizontal plane. Schemes which involve uncoupling (alternating direction schemes) require smaller time steps to be used for equivalent accuracy.
The Application Program: SW3D
In this section we describe the structure of a FORTRAN 77 program, SW3D, which implements the three-dimensional shallow water method described in Section 2. The version of SW3D which forms the starting point for the parallelisation process had previously been run on a Cray EL-98 system.
The main computational e ort of SW3D is contained within a subroutine called LXY, which is sketched in the pseudo code shown in Figure 2 . We distinguish between actual array elements (written in truetype font) and mathematical objects and operations (using standard notation). For instance, A (i;j) denotes a n z n z tridiagonal matrix which depends on the index pair (i,j), while u(i,j,k) represents the (i,j,k)-th element of the array storing the values of u. The vectors b 1 and b 2 in BU CU and BV CV are xed, and n ij in SETUP implies a numbering scheme of the n x n y pentadiagonal matrix P.
Most of the work in LXY is devoted to setting up the matrix P and right-hand side r of the linear system Pe = r which is solved for the new surface elevation. For each time step the sequence of operations is as follows; rstly code segments FU and FV evaluate, for every grid point, the nite di erence operator arising from the explicit terms for convection and horizontal mixing, and store the values into arrays fu and fv respectively. Next, segments BU CU and BV CV each solve (for every (i,j)) two tridiagonal linear systems of dimension n z , which result from the implicit vertical mixing term. The dot product of the solution of these systems with a given vector is stored in arrays bu, cu and bv, cv respectively. Segment SETUP uses this information to compute the entries of P and r. PENTA solves the pentadiagonal system, leaving the solution in array e.
Having copied the current values of u and v into uold and vold (COPY), the new u and v velocities are computed in segments UPDATE-U and UPDATE-V respectively. Here a further tridiagonal system is solved for each index pair (i,j), giving the new velocities for all values of k. The nal segment of LXY, UPDATE-W, computes the new w velocities.
It is important to clarify the treatment of dry points. For those indices (i,j), where (x i ; y j ; z 1 ) is above the water, the loops FU, FV, BU CU, BU CV, UPDATE-U, UPDATE-V and UPDATE-W do nothing except set the corresponding array elements to zero. Figure 2 contains only the most computationally signi cant segments of LXY. Further code such as the calculation of the new water depth using the new surface elevation or the ooding of dry points are not included. This code will, however, not be neglected when analyzing the run time.
To determine the memory requirements we introduce the notation (n 1 ; : : : ; n m ) to denote m-dimensional arrays with n 1 n m oating-point elements. Hence, the arrays bu and bv are of type (n x ; n y ), while P is stored in an array of type (5n x ; n y ). Since the tridiagonal matrices are set up on demand, one array of type (n z ; 3) su ces, otherwise it would be necessary to store 2n x n y of these. Clearly the memory needed is dominated by the seven three-dimensional arrays fu, fv, u, v, w, uold and vold of type (n x ; n y ; n z ). The original code uses six further arrays of the same type (see Section 5) leading, for 64 bit oating-point numbers, to a memory requirement of at least 13 n x n y n z 8 bytes. For n x = 329, n y = 105 and n z = 22, the values used in this study, this represents a memory requirement of nearly 80 Mbyte. 4 The Kendall Square Research KSR-1
The KSR-1 is a Virtual Shared Memory multiprocessor. The machine consists of processor-memory pairs (cells) arranged in a hierarchy of search groups, each group containing 32 cells. The virtual memory is implemented on the physically distributed memories by a combination of operating system software and hardware support through the KSR ALLCACHE search engine. The OS manages page migration and fault handling in units of 16 Kbyte. The ALLCACHE engine manages movement of 128 byte subpages within the system. Movement of subpages is therefore cheap compared to the movement of pages. The implementation described in this work is for the 64 cell, double search group, KSR-1 installed at Manchester University The ALLCACHE memory system is a directory-based system which supports full cache coherency in hardware. Data movement is request driven; a memory read operation which cannot be satis ed by a cell's own memory generates a request which traverses the hierarchy of rings and returns a copy of the data item to the requesting cell. A memory write request which cannot be satis ed by a cell's own memory results in that cell obtaining exclusive ownership of the data item|the data item moves to the requesting cell. In the process, as the request traverses the memory system, all other copies of the data item are invalidated, thus maintaining cache coherence through an invalidate-on-write policy.
The machine has a Unix-compatible distributed operating system|the Mach-based OSF/1|allowing multi-user operation.
The programming model supported is primarily that of program directives placed in the user code (FORTRAN 77, and to some extent,`C', 5]). The directives may be placed manually or automatically (by a pre-processor, KAP). A run-time support system, PRESTO, and underlying Posix-based threads model support the user directives. The run-time system and threads are also directly accessible through a standard library interface.
KSR-1 Memory Latencies
The KSR-1 processor has a level 1 cache, known as the subcache. The subcache is 0.5 Mbyte in size, split equally between instructions and data. The data subcache is two-way set associative with a random replacement policy. The cache line of the data subcache is 64 bytes (half a subpage).
There is a 2 cycle pipeline from the subcache to registers. A request satis ed within the main cache of a cell results in the transfer of half a subpage to the subcache with a latency of 18 cycles (0.9 s). A request satis ed remotely from the main cache of another cell on the same ring results in the transfer of a whole subpage with a latency of around 150 clock cycles (7.5 s). This value has to be multiplied by a factor of three if the request is satis ed by a cell of the second ring. A request for data not currently cached in any cells memory results in a traditional, high latency, page fault to disk. 
Memory System Behaviour|Alignment and Padding
In order for a thread to access data on a subpage, the page in which the subpage resides must be present in the cache of the processor on which the thread executes. If the page is not present, a page miss occurs and the operating system and ALLCACHE system combine to make the page present. If a new page causes an old page in the cache to be displaced, the old page is moved to the cache of another cell if possible. If no room can be found for the page in any cache, the page is displaced to disk. Moving a page to the cache of another cell is much cheaper than paging to disk.
Performance of applications in virtual memory systems can su er from the phenomenon of false sharing; if two threads, running on di erent cells, request separate data items which reside on the same subpage, that subpage may continually thrash back and forth between cells. Most VM systems have to contend with false sharing at the OS page level, which is typically several Kbyte in size. On the KSR-1 the unit of movement around the system is the relatively small 128 byte subpage. At this size, ensuring that data structures accessed by several threads do not cause thrashing can be achieved simply by ensuring that the structures are padded out to a subpage boundary and that they are aligned so as to begin on a subpage boundary. This is most simply achieved through suitable declaration of data structures; for example padding the inner dimension of multi-dimensional arrays.
KSR FORTRAN Directives
The directives provided support the following three forms of parallel construct:
Parallel Sections: Support the execution of multiple code segments in parallel. Parallel Regions: Support the execution of multiple copies of the same code segment in parallel. Tile families: Support the execution of loop nests in parallel. A loop nest is considered to de ne an iteration space which may be partitioned into tiles. Multiple tiles may be executed in parallel. The tile family is a specialised version of a parallel region, tailored to the regular iteration spaces found in FORTRAN Do loops. This form of parallelism is the most common in FORTRAN programs. The syntax is described fully in 4], but we shall outline the most important features here. This divides the iteration space of the loop nest into a number of rectangular pieces (tiles). These tiles are then scheduled to be executed in parallel. The index list allows the programmer to specify which iterators are to be tiled. The options allow speci cation of the number of threads to be used, and a choice of scheduling strategies. There are two strategies which are of interest in this study: slice and mod. The slice strategy divides the iteration space into p roughly equally sized tiles. The mod strategy divides the iteration space into more than p tiles (where possible), and schedules them on p threads in a modulo fashion. For either strategy the size of the tiles can be xed by the programmer, or determined at run time. In the latter case the tile size will normally be chosen as a multiple of 16 to help avoid false sharing of subpages. The options also allow scalar variables to be declared as private variables, or as reduction variables. In the case of a reduction variable results are accumulated in local copies of the variable, and code is generated which reduces these to a single variable at the end of the tiled loop.
Sequential Optimisations
The original code consisted of nearly 1000 lines of FORTRAN code, handling PENTA through IT-PACK 3], a 9000 line FORTRAN package which o ers seven iterative methods to solve sparse linear systems with symmetric positive de nite or mildly non-symmetric coe cient matrices. The Jacobi Conjugate Gradient (JCG) method was chosen because of its convergence properties. As proposed in 1], the code was developed for vector processors, running initially on a Cray EL-98 with an optimised version of ITPACK. The code was transferred to the KSR-1 and compiled without any change. We used always the highest optimisation level of the compiler (-O2 option). Furthermore, ITPACK was compiled on the KSR-1 with the -r8 option. Otherwise all oating-point variables, which are declared as DOUBLE PRECISION, would be handled as 128-bit values.
It is important to note that one cell does not have enough memory to cope with the required 80 Mbyte, causing a considerable amount of data to be placed on the memory of other cells. Hence, the sequential program su ers communication overhead since it has to perform some remote data accesses.
Analysis of the code led to following optimisations|
Reducing memory requirements From Figure 2 we can see that the most natural loop orders are ijk (that is i outermost, k innermost) or jik, where i runs over the x dimension, j over the y dimension and k over the z dimension. Because the algorithm is applied to shallow water problems, the index space of k is much smaller than that of i or j. Casulli and Cheng 1] suggest that the proposed algorithm is suited for vectorisation; e cient vectorisation would require ipping the loop order to make the innermost loops the longest, that is kij or kji order. This`unnatural' loop ordering was implemented in the original code provided here only in FU and FV; the remaining computations used loop order ijk. As the Cray vectorising compiler reported that loop bodies in FU and FV were too long to vectorise, the loop bodies were split in two. This involved the storage of intermediate data into six arrays of type (n x ; n y ; n z ). By reversing this splitting we avoided the temporary arrays, reducing the number of three-dimensional arrays to seven, and the total memory requirement to around 43 Mbyte. This in turn reduced the number of remote accesses.
Avoiding bad stride All loops over i, j and k were converted to ijk order. Since FORTRAN arrays are stored column wise, the seven three-dimensional arrays were declared of type (n z ; n y ; n x ), thus achieving a correlation between loop nest order and the layout of arrays in memory. This is vital for achieving a high rate of data re-use in a hierarchical memory system. A minor side e ect of k being the innermost array index is the fact that the solution of the tridiagonal systems in UPDATE-U and UPDATE-V can be stored directly into u and v respectively, rather than having to use an intermediate vector.
Stripping ITPACK As a rst step, the path followed by the JCG call through the library routines was identi ed and isolated: almost 7500 lines of unnecessary code were deleted. Furthermore, the routines SCAL and UNSCAL were modi ed. ITPACK calls the former before the rst iteration to scale the matrix, the right-hand side and the initial solution. After convergence, the scaling is reversed. In LXY the unscaling of the matrix and right-hand side is not necessary since they are not used after PENTA. Hence UNSCAL was reduced to a single loop, which was inlined, to unscale the solution. The modi cation of SCAL was motivated retroactively by the necessity to parallelise ITPACK. The matrix is scaled by ITPACK such that all diagonal elements have the value 1. To perform the unscaling, the original diagonal elements are stored at the beginning of the one-dimensional array containing all non-zero elements of the sparse matrix. This implies shifting the o -diagonal elements, an operation that is inherently sequential. Therefore, the sparse matrix structure is constructed accordingly in SETUP, that is the diagonal elements were stored at the beginning, and the rest afterwards. The consequences for SCAL are the avoidance of the shifting, and the simpli cation of the search for the diagonal elements. The correctness of these code transformations was con rmed in separate runs by dumping test data to a le after each time step and comparing them with the values from the original version of the code. A new version was only accepted if the les were identical.
The e ort invested in these sequential changes has a signi cant payo |the elapsed time for 5 time steps was reduced from nearly 2750 seconds in the original code to about 600 seconds. Nearly 86% of this enhancement is as a result of the avoidance of bad stride by declaring the three-dimensional arrays as (n z ; n y ; n x ). On a vector processor (on which the code was developed) stride has little impact, since the memory on such an architecture is basically` at'. In a hierarchically structured memory, however, ensuring maximum re-use of data is vital to obtain e cient code. The reduction of data and stripping of ITPACK resulted in 13% and 1% improvement in execution time respectively.
The total amount of work invested in these optimisations, including the time required to become acquainted with the algorithm and the code, was about 7 person-days. 2 
Parallelisation
The version containing all sequential optimisations proposed in Section 5 was the starting point for parallelisation. Table 1 shows in detail the contribution of the di erent parts to the total run time of LXY; computations of similar structure have been grouped together since they can be parallelised in similar way. REST accounts for all minor computations scattered throughout LXY, including COPY. FU, FV BU CU, UPDATE-U, SETUP PENTA UPDATE-W REST Total BV CV, UPDATE-V 375 158 2 41 15 13 608 Table 1 : Elapsed times in seconds for 5 time steps for the optimised sequential version of LXY LXY was parallelised stepwise, the sequence order|re ected in the following subsections|being determined by the magnitude of the execution time given in Table 1 . The only exception was PENTA which was left to the end, because the loops in ITPACK have a di erent structure to all the others in LXY. The parallelisation strategy for loops not in PENTA is already implied in Figure 2 . The obvious and successful approach is to split the x; y plane evenly among all threads and let each one work independently on its portion of the plane. This is achieved by tiling the loops over i and j, thus: c*ksr* tile (i,j, strategy=slice, private=(k)) do i = 1, nx do j = 1, ny do k = 1, nz ... c*ksr* end tile Here the index space of i and j is partitioned by PRESTO (the KSR run time system) into contiguous tiles which are distributed between all threads such that each gets exactly one (slice strategy). All variables are shared (that is just one copy exists which can be accessed by all threads) except the tiled index variables and those explicitly listed as private.
A detailed analysis showed that the proposed approach is indeed valid. The shared data consists basically of all arrays of size at least n x n y (for example fu, v and e). Tiling of the loops results in correct execution since only the thread`owning' an index pair (i,j) updates the corresponding element of any shared array, and the tile statements impose the necessary synchronisation points which prevent threads from starting the execution of a subsequent loop nest until all other threads have completed the current loop nest.
Note that the island is mapped onto the threads depending on the chosen partitioning of the x; y plane. This could lead in some partitionings to load imbalance, since no computation is performed on dry grid points (see Section 3). Because the size of the island is small compared to the estuary, the load imbalance is negligible. For a complex estuary with irregular wet/dry boundaries a more sophisticated load balancing strategy is required (see Section 8). Figure 2 shows that some communication of data between threads is necessary in SETUP, caused when a thread owning index pair (i,j) but not (i+1,j) accesses, for instance, bu(i+1,j). The set up of the tridiagonal matrices (and to a lesser extent some of the right-hand sides) as well as the computation in UPDATE-W cause similar, regular communication patterns. In FU and FV, however, the communication pattern depends on the data and is therefore unpredictable and irregular (see Section 6.1). The situation in PENTA will be described in Section 6.6.
The performance results presented in Section 7 con rm the validity of this approach. The following subsections report insights and experiences gained during the process of parallelising the various segments of LXY. This parallelisation process required approximately 10 person-days.
FU and FV
The main di culty encountered in adding the tile directives (to these and all other loops) was the identi cation of the private variables. Having done this for FU and FV, we discovered, using PRESTO information, an important amount of load imbalance caused by an uneven assignment of indices to threads. We therefore decided to take manual control of the size and distribution of tiles in order to improve load balance. In Section 7 we will give more details and report on the results obtained.
We would like to stress the ease of parallelising FU and FV on a virtual shared memory architecture like the KSR-1. As we have already mentioned, the communication pattern in these steps is unpredictable; for each (i,j,k) we need the velocity at that grid point (x i ; y j ; z k ) and at the point (x i ? a; y j ? b; z k ? c), where where a, b and c depend on the actual values of u(i,j,k), v(i,j,k) and w(i,j,k). Since (x i ? a; y j ? b; z k ? c) is usually not a grid point, its velocity is obtained by the interpolating the velocities of the 8 cell corners containing it (the two dimensional analogue is shown in Figure 3 ). On a message passing architecture each process would have to nd out where the information concerning (x i ?a; y j ?b; z k ?c) is stored, send a message to the corresponding process and wait for the data to arrive. Note that this protocol is complicated by the fact that the`owner' of (x i ?a; y j ?b; z k ?c) does not know who is going to contact him, or when. Alternatively, the processes could exchange`halo' data, but signi cant amounts of the communicated data would be unused. On the KSR-1, the remote accesses to array elements at (x i ?a; y j ?b; z k ?c) are automatically handled by the ALLCACHE memory system.
BU CU, BV CV, UPDATE-U, UPDATE-V
Since the tridiagonal systems in these four segments are solved in parallel, each thread needs its own copy of the coe cient and right-hand side arrays. Because KSR FORTRAN does not support private arrays, a technique called array expansion had to be applied. Hereby, an array is expanded from (n 1 ; : : : ; n m ) to (n 1 ; : : : ; n m ; p) where p is the number of threads, so that thread i (i = 1; : : : ; p) uses the memory locations starting at index (1; : : : ; 1; i).
Having done this, the measured run time of the parallel version was disappointing. Using GIST, a tool for logging and visualising events, serious load imbalance was detected.
Information from PRESTO revealed that some loops over i run from 1 to n x and others from 2 to n x . Tiling the former causes the rst thread to start with index 1 and nish with some m 1 , while in the latter case the same thread handles the range 2; : : : ; m 1 + 1. Hence, data locality is not preserved, a situation which can lead to a signi cant number of remote data accesses. This was avoided by embracing all loops in LXY by a KSR FORTRAN a nity region 4], which ensures that for di erent tiled loops, the same values of indices are scheduled to the same threads, even though the loop bounds may be di erent. Although this measure did not solve the load imbalance problem and showed almost no performance bene t, we maintained it to ease experimenting with di erent tile sizes and strategies.
Finally we turned to PMON, a tool that gathers hardware monitoring statistics. This information showed that some threads had an extremely high rate of cache subpage misses, that is they were accessing a large number of data items located on other cells. Since this did not occur in BU or BV, we searched for some di erences in the code which might account for this, and identi ed the`privatised' arrays as the source of the problem. The scalar expansion of arrays is an example where the e ect of false sharing (see Section 4.2) can be severe. For instance, the elements A (nz,3,i) and A(1,1,i+1) lie in consecutive memory locations, the rst being written to by thread i, the second by thread i + 1. If these two 8 byte data items happen to be on the same 128 byte subpage, this subpage is moved back and forth, causing unnecessary communication. The smaller the original array is (in our case it has only 3n z elements), the higher the degree of false sharing in the extended array. By padding all extended arrays to subpage boundaries, we eliminated this e ect and achieved much better load balancing.
UPDATE-W
After the experience gained in the previous steps, tiling this loop, including identifying the private variables and expanding some arrays, was trivial.
REST
The REST segments consist mainly of smaller loops scattered throughout LXY. Although they account for very little of the sequential execution time, it was important to parallelise them, as otherwise signi cant data movement will occur. Most of these loops are similar to COPY and were tiled trivially. Some other loops cover only the boundaries of the domain. The bodies of these loops should ideally be performed by the threads that own the corresponding x; y index pairs. However this is not easy to perform on the KSR-1 and since the performance gain would not justify the e ort, we did not parallelise them. At the end of LXY, the ooding and drying of cells in the horizontal plane is handled. Introducing parallelism in these nal loops would result in several threads writing to the same memory location, making the use of locks or critical regions necessary, and again any performance gain would not justify the e ort involved.
SETUP
Due to the steps undertaken when optimising the sequential code, it was straightforward to set up the pentadiagonal matrix in parallel maintaining the correct (sequential) order of the rows.
PENTA
In the optimised sequential version the call of the JCG routine in ITPACK took only 6.7% of the total time, but this increased as the parallelisation steps progressed. Eventually, having carried out parallelisation of all other segments, about half of the elapsed time (using 16 cells) was spent in PENTA. ITPACK handles vector operations through level 1 BLAS-like routines while matrix-vector multiplications are adapted to the structure of the data type containing the sparse matrix. These subroutines contain a single loop of length N, (where N is the dimension of the linear system|in our case N = n x n y ) as opposed to two outermost loops of length n x and n y encountered in the previous sections. Therefore we tiled ITPACK loops specifying that they should not be part of the enclosing a nity region.
As a consequence, some data movement will occur at the beginning and the end of the iterative procedure. After the rst iteration, most data is local and does not move to other threads. Communication takes place in each iteration due to the scatter and gather of vectors in GAXPY-like operations (Ax + b) with a sparse matrix A, and the reduction phase in the parallel execution of dot-products.
Note that the in uence of rounding errors can change the result of parallelised oating-point vector sums. Therefore we maintained one sequential and one parallel version of the dot-product. The former was used to check the correctness of all changes (as mentioned in Section 5), the latter for run time measurements.
Finally, it is important to note that we are coping with some load imbalance in the parallelised version of JCG. Tile sizes produced by PRESTO are by default a multiple of sixteen (see Section 4.3). Changing PRESTOs default (for instance to a multiple of one) leads to better load balance, but results in false sharing. Our experiments showed that in this trade-o between load imbalance and false sharing, the former caused the smaller performance penalty. This can be explained by noting that most operations in JCG are level 1 BLAS-like routines, where the ratio of accessed data to computation is high. We therefore maintained the original PRESTO default value.
Results
To obtain consistent run time measurements we removed from our experiments the output of data. During a typical production run output is only produced infrequently. Furthermore, we performed six time steps but measured only the elapsed time for the second to the sixth. Hereby we masked out the in uence of the rst time step which on the KSR-1 is more expensive than subsequent ones, due to page misses caused by accessing uninitialised data for the rst time. In a normal run consisting of thousands of time steps the e ect of this is negligible.
When comparing the sequential and parallel run times, we had to consider that the parallel execution of oating-point sums in PENTA will perturb the data, and consequently the number of iterations performed by JCG may di er in the sequential and parallel version. In our experiments|time steps two to six|this did not occur, resulting in a`fair' comparison. Longer runs using the parallel version have shown that the number of iteration steps performed by JCG has a small variance. It is therefore reasonable to extrapolate the performance results of short runs to long ones.
A pro le of the code showed that subroutine TRI, which merely interpolates the velocity of an interior cell point from the velocities at the 8 corner points, is called nearly 1 million times in every time step. All other subroutines are called considerably fewer times and contain considerably more computation. We decided therefore to inline TRI at compile time, but no other routines.
Before presenting the obtained results, we describe the chosen tile size and tiling strategy for all loops outside PENTA. Load balance is usually achieved by having more tiles than cells and distributing the tiles in a modulo fashion. When we did this however, we discovered that the memory requirements per thread were not decreasing with the number of cells. Remember that our problem requires around 43
Mbyte of memory and that each thread should access roughly one pth part of it, where p is the number of cells. This e ect can be explained by considering the layout of FORTRAN arrays within the KSR-1 memory architecture. Note that n z n y 8 bytes 16 Kbyte, which is the size of a page. Thus, the access for instance of u(k0,j0,i0) will cause the page containing the elements u(k,j,i0) (k = 1; : : : ; n z , j = 1; : : : ; n y ) to become resident on the requesting cell. With the modulo tiling strategy, we can expect that each thread will use almost every value of i. Hence, almost every page is requested by every thread, even though only a few of its subpages are actually used by any one thread. Note that this false sharing of pages is di erent from the false sharing of subpages encountered in Section 6.2. To avoid this problem we let each thread work on exactly one tile of size d nx p e n y (equivalent to tiling over i in a slice fashion) so that each of the p threads requires only a pth of all pages and accesses all subpages within them. This does however result in some load imbalance|see below. Table 2 contains the run times obtained following the above experimental description. Each run was repeated three times; Table 2 presents the best value out of three. Furthermore, all runs were executed with the allocate cells command, which ensures exclusive use of a given number of cells. By specifying in the tile statements the same number of threads as allocated cells, we achieved a one-to-one mapping between cells and threads. Finally, for the experiments using up to 32 cells, we ensured that all the cells were on the same ring. Table 2 : Elapsed time per time step in seconds for the sequential and parallel version of SW3D.
Note the discrepancy between the sequential and the one cell parallel time. This can be explained by the increase in memory requirements caused by array expansion. Note also that the four cell time is less than half that on two cells. When using one or two cells, there is not enough memory to hold all of SW3D's data, and it is necessary for the operating system to place some data in other cells' memories. With four or more cells, however there is enough memory, and the number of remote accesses are considerably reduced. We also see that the use of more than 48 cells gives almost no further reduction of the run time. Figure 4 shows the simulation performance in time steps per second. The naive ideal performance is the reciprocal of the naive ideal time, which is computed by simply dividing the execution time of the optimised sequential code by the number of cells. To check that extrapolation of our results to long runs is indeed valid, we ran 6000 time steps on 32 cells (using both rings). This simulation took 7 hours 47 minutes, which corresponds to 0.21 timesteps per second, the same value as we obtained from measuring ve time steps.
We have performed an analysis of the parallel overheads in order to identify the major factors causing the discrepancy between the naive ideal and the actual performance. We de ne the total overhead as the di erence between the actual measured time and the naive ideal time. We then apportion the total overhead into four categories as follows:
Unparallelised code. This is the overhead incurred due to the parallel version containing sections of sequential code.
Load imbalance. This is the overhead that results from processors having to wait at a synchronisation point for other processors to nish their parallel tasks.
Memory accesses. This is the overhead due to the parallel and sequential versions spending di erent amounts of time accessing data. Note that data accesses include both local (same cell) and remote accesses.
Synchronisation and scheduling. This is the overhead caused by the implementation of synchronisation points (in SW3D these are all barrier synchronisations), and the scheduling of tiles to threads by the PRESTO run-time system. These are grouped together because they are both associated with the addition of tile directives to the code. Note that this analysis is somewhat complicated by the fact that the sequential version makes a substantial number of remote memory accesses, because there is too much data to t in the memory of a single cell. This makes the naive ideal time somewhat pessimistic, and results in negative values of memory access overhead. In such a situation the time spent by the parallel version in making remote data accesses is a useful additional statistic, as it gives a better impression of the performance loss resulting from communication of data between processors.
The results of this analysis for 16, 32 and 48 cells are displayed in Table 3 : Overhead analysis per time step. All times are in seconds, and are given to the nearest 0.05 seconds.
overhead accounts for nearly 30% of the measured execution time. This suggests that with the present parallelisation strategy, it is unlikely that the execution time could be reduced below three seconds per time step for a problem of this size, no matter how many processors were used. It is clear that load imbalance is the most signi cant source of overhead. About half of this load imbalance can be attributed to the uneven assignment of indices to threads, since 16, 32 and 48 are not divisors of n x . For example, using 32 processors the tile size is 11, which results in two processors being idle. This could be ameliorated by transforming all double-nested loops over i and j into one loop from 1 to n x n y .
The remaining load imbalance cannot be explained by uneven assignment of indices to threads in PENTA (see Section 6.6). Using hardware monitoring information we discovered that in many of the tiled loops, some threads are stalled waiting for data almost twice as long as others, although all have the same workload. This additional stalling is not caused by remote accesses, but by subcache misses. The implication of this is that for certain values of i and j there is considerably more over-hashing (and hence displacement) of subcache lines, than for others. The precise cause of this is currently not clear, but we believe it may be a side e ect of having a number of large arrays with a variety of sizes. More research is needed to understand and overcome this overhead source, since it causes signi cant degradation of performance with increasing numbers of cells.
The next most important source of overhead is the unparallelised code. Most of this code is concerned with setting boundary conditions, and again with some more e ort it may be possible to parallelise some of these sections, though of course doing so may increase the overheads from other sources. There is little that can be done to reduce cost of synchronisation and tile scheduling. In each time step around 200 parallel loops are executed (there is some variation depending on the number of steps required in the conjugate gradient solver). Experiments have shown that each parallel loop incurs a synchronisation and scheduling overhead of 1ms for small numbers of cells, rising to 1.4ms on 56 cells. Finally we note that remote data accesses are the least signi cant source of performance loss, hence there is no point in attempting to reduce the number of remote accesses before the other more signi cant sources of overhead have been addressed. and Convex Exemplar.
There are several planned enhancements to the computational model, including pollution transport, sediment transport and plume dispersion. Also a more sophisticated turbulence model involving the transport of Reynolds stresses directly is planned. Algorithms for biological and chemical behaviour of pollutant are also desirable. Since the governing equations for each of these additions are of essentially similar form to those studied here, and are assumed to be largely uncoupled from the hydrodynamics equations, we can expect to apply the same algorithmic structure and parallelisation strategy.
We also envisage some enhancements to the numerical scheme, including the avoidance of the time step limitation due to the explicit treatment of horizontal mixing. This could be achieved by an implicit treatment, possibly as a fractional step process. A greater challenge, especially for parallelisation, will arise from the introduction of adaptive mesh re nement. For example we might adopt a strategy where mesh sizes are successively halved in proportion to the inverse of water depth and spatial ow gradients, e.g. vorticity (see 9]).
Conclusions
We have described the parallelisation of a three-dimensional shallow water estuary model on the Kendall Square Research KSR-1. Although the semi-implicit Lagrangian scheme was initially described as an algorithm well suited for vectorisation 1], we have found that its parallelisation is natural and easy to perform, resulting in exceptionally e cient execution.
Recall that the time stepping solution process revolves around the solution of a pentadiagonal system of equations describing the evolution of the surface elevation. This system of equations can itself be solved in parallel, but parallelism can also be exploited in all other major computation segments such as the set up of the matrix and right-hand side coe cients for the system describing the new surface elevation. These matrix coe cients and right-hand side terms result from the solution of a set of independent tridiagonal systems of equations, one at each grid point in the horizontal plane. The parallel algorithm partitions the horizontal plane equally between threads, each one setting up and solving a group of independent tridiagonal systems. This partitioning approach is used for all other code segments, except for the conjugate gradient solver itself.
In practical terms we have demonstrated that a simulation which would require several days of CPU time on a powerful workstation or a modest vector processor can be run overnight on 32 cells of a KSR-1. We have also found that the development process, consisting of sequential optimisations followed by an incremental parallelisation strategy, has given very good performance without an excessive amount of programmer e ort. We have performed an analysis of the sources of overhead in the parallel version of the code, which has allowed us to identify the aspects of the parallelisation strategy which are most in need of attention should it prove desirable to further reduce the run time by using more processors.
